

Sample &

Buy





Support &

20

bq32000

SLUS900E - DECEMBER 2008 - REVISED AUGUST 2015

bq32000 Real-Time Clock (RTC)

Technical

Documents

1 Features

- Automatic Switchover to Backup Supply
- I²C Interface Supports Serial Clock up to 400 kHz
- Uses 32.768-kHz Crystal With –63-ppm to +126-ppm Adjustment
- Integrated Oscillator-Fail Detection
- 8-Pin SOIC Package
- -40°C to 85°C Ambient Operating Temperature

2 Applications

• General Consumer Electronics

3 Description

Tools &

Software

The bq32000 device is a compatible replacement for industry standard real-time clocks.

The bq32000 features an automatic backup supply with integrated trickle charger. The backup supply can be implemented using a capacitor or nonrechargeable has battery. The bq32000 а programmable calibration adjustment from -63 ppm to +126 ppm. The bq32000 registers include an OF (oscillator fail) flag indicating the status of the RTC oscillator, as well as a STOP bit that allows the host processor to disable the oscillator. The time registers are normally updated once per second, and all the registers are updated at the same time to prevent a timekeeping glitch. The bq32000 includes automatic leap-year compensation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq32000	SOIC (8)	4.90 mm x 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



bq32000 SLUS900E – DECEMBER 2008 – REVISED AUGUST 2015

5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DECODIDION						
NAME	NO.	1/0	DESCRIPTION						
POWER AND GR	ROUND								
GND	4	-	round						
VBACK	3	-	Backup device power						
V _{CC}	8	-	ain device power						
SERIAL INTERFACE									
SCL	6	I	I ² C serial interface clock						
SDA	5	I/O	I ² C serial data						
INTERRUPT									
IRQ	7	0	Configurable interrupt output. Open-drain output.						
OSCILLATOR									
OSCI	1	-	Oscillator input						
OSCO	2	-	Oscillator output						



7 Detailed Description

7.1 Overview

The bq32000 is a real-time clock that features an automatic backup supply with an integrated trickle charger.

7.2 Functional Block Diagram



NOTE: All pullup resistors should be connected to V_{CC} such that no pullup is applied during backup supply operation.

7.3 Feature Description

7.3.1 IRQ Function

<u>The</u> IRQ pin of the bq32000 functions as a general-purpose output or a frequency test output. The function of IRQ is configurable in the device register space by setting the FT, FTF, and OUT bits. On initial power cycles, the OUT bit is set to one, and the FTF and FT bits are set to zero. On subsequent power-ups, with backup supply present, the OUT bit remains unchanged, and the FTF and FT bits are set to zero. When operating on backup supply, the IRQ pin function is unused. IRQ pullup resistor should be tied to V_{CC} to prevent IRQ operation when operating on backup supply. The effect of the calibration logic is not normally observable when IRQ is configured to output 1 Hz. The calibration logic functions by periodically adjusting the width of the 1-Hz clock. The calibration effect is observable only every eight or sixteen minutes, depending on the sign of the calibration.



7.3.3 Trickle Charge

The bg32000 includes a trickle charge circuit to maintain the charge of the backup supply when a super capacitor is used. The trickle charge circuit is implemented as a series of three switches that are independently controlled by setting the TCHE[3:0], TCH2, and TCFE bits in the register space.

TCHE[3:0] must be written as 0x5h and TCH2 as 1 to close the trickle charge switches and enable charging of the backup supply from V_{CC}. Additionally, TCFE can be set to 1 to bypass the internal diode and boost the charge voltage of the backup supply. All trickle charge switches are opened when the device is initially powered on and each time the device switches from the main supply to the backup supply. The trickle charge circuit is intended for use with super capacitors; however, it can be used with a rechargeable battery under certain conditions. Care must be taken not to overcharge a rechargeable battery when enabling trickle charge. Follow all charging guidelines specific to the rechargeable battery or super capacitor when enabling trickle charge.



Figure 6. Trickle Charge Switch Functional Diagram

7.4 Device Functional Modes

When the device switches from the main power supply to backup supply, the Time keeping register Registers [0-9] cannot be accessed via the I2C. The access to these registers are only when $V_{CC} > V_{ref}$.

The Time keeping registers can take up to 1 second to update after the device switches from backup power supply to main power supply.

7.5 Programming

7.5.1 I²C Serial Interface

The I²C interface allows control and monitoring of the RTC by a microcontroller. I²C is a two-wire serial interface developed by Philips Semiconductor (see I²C-Bus Specification, Version 2.1, January 2000).

The bus consists of a data line (SDA) and a clock line (SCL) with off-chip pullup resistors. When the bus is idle, both SDA and SCL lines are pulled high.

A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer.

A slave device receives and/or transmits data on the bus under control of the master device. This device operates only as a slave device.

I²C communication is initiated by a master sending a start condition, a high-to-low transition on the SDA I/O while SCL is held high. After the start condition, the device address byte is sent, most-significant bit (MSB) first, including the data direction bit (R/W). After receiving a valid address byte, this device responds with an acknowledge, a low on the SDA I/O during the high of the acknowledge-related clock pulse. This device responds to the I²C slave address 11010000b for write commands and slave address 11010001b for read commands. 76.7,0268

This device does not respond to the general call address.

7661 Ox68



Programming (continued)

A data byte follows the address acknowledge. If the R/W bit is low, the data is written from the master. If the R/W bit is high, the data from this device are the values read from the register previously selected by a write to the subaddress register. The data byte is followed by an acknowledge sent from this device. Data is output only if complete bytes are received and acknowledged.

A stop condition, which is a low-to-high transition on the SDA I/O while the SCL input is high, is sent by the master to terminate the transfer. A master device must wait at least 60 µs after the RTC exits backup mode to generate a START condition.



Figure 8. I²C Write Mode

7.6 Register Maps

REGISTER	ADDRESS (HEX)	REGISTER NAME	DESCRIPTION
0	0x00	SECONDS	Clock seconds and STOP bit
1	0x01	MINUTES	Clock minutes
2	0x02	CENT_HOURS	Clock hours, century, and CENT_EN bit
3	0x03	DAY	Clock day
4	0x04	DATE	Clock date
5	0x05	MONTH	Clock month
6	0x06	YEARS	Clock years
7	0x07	CAL_CFG1	Calibration and configuration
8	0x08	TCH2	Trickle charge enable
9	0x09	CFG2	Configuration 2

Table 2. Normal Registers

Table 3. Special Function Registers

REGISTER	ADDRESS (HEX)	REGISTER NAME	DESCRIPTION
32	0x20	SF KEY 1	Special function key 1
33	0x21	SF KEY 2	Special function key 2
34	0x22	SFR	Special function register

7.6.1 I²C Read After Backup Mode

The time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply. An I²C read of the RTC that starts before the update has completed will return the time when the RTC enters backup mode. To ensure that the correct time is read after backup mode, the host should wait longer than 1 second after the main supply is greater than 2.8 V and V_{BACK} .

7.6.2 Normal Register Descriptions

7.6.2.1 SECONDS Register (address = 0x00) [reset = 0XXXXXXb]

Description - Clock seconds and STOP bit

7	6	5	4	3	2	1	0	BIT(S)		
STOP		10_SECOND			1_SECOND					
r/w	r/w				r/	w		Read/Write		
0	Х	Х	Х	Х	Х	Х	Х	Initial		
UC	UC	UC	UC	UC	UC	UC	UC	Cycle		
STOP	Oscillator st power, on a and then wr 0 Noi 1 Sto	Oscillator stop. The STOP bit is used to force the oscillator to stop oscillating. STOP is set to 0 on initial application of power, on all subsequent power cycles STOP remains unchanged. On initial power application STOP can be written to 1 and then written to 0 to force start the oscillator. Normal Stop								
10_SECOND	BCD of tens clock. Valid 10_SECON to 1 second	BCD of tens of seconds. The 10_SECOND bits are the BCD representation of the number of tens of seconds on the clock. Valid values are 0 to 5. If invalid data is written to 10_SECOND, the clock will update with invalid data in 10_SECOND until the counter rolls over; thereafter, the data in 10_SECOND is valid. Time keeping registers can take up to 1 second to update after the BTC switches from backup power supply to main power supply.								
1_SECOND	BCD of seconds. The 1_SECOND bits are the BCD representation of the number of seconds on the clock. Valid values are 0 to 9. If invalid data is written to 1_SECOND, the clock will update with invalid data in 1_SECOND until the counter rolls over; thereafter, the data in 1_SECOND is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.									

Figure 9. SECONDS Register



7.6.2.2 MINUTES Register (address = 0x01) [reset = 1XXXXXXb]

Description – Clock minutes

7	6	5	4	3	2	1	0	BIT(S)	
OF		10_MINUTE			1_MI	NUTE		Name	
r/w		r/w			r/w				
1	Х	Х	Х	Х	Х	Х	Х	Initial	
0	UC	UC	UC	UC	UC	UC	UC	Cycle	
OF	Oscillator fail flag. The OF bit is a latched flag indicating when the 32.768-kHz oscillator has dropped at least four consecutive pulses. The OF flag is always set on initial power-up, and it can be cleared through the serial interface. When OF is 0, no oscillator failure has been detected. When OF is 1, the oscillator fail detect circuit has detected at least four consecutive dropped pulses. 0 No failure detected 1 Failure detected								
10_MINUTE	BCD of tens Valid values the counter update after	BCD of tens of minutes. The 10_MINUTE bits are the BCD representation of the number of tens of minutes on the clock. Valid values are 0 to 5. If invalid data is written to 10_MINUTE, the clock will update with invalid data in 10_MINUTE until the counter rolls over; thereafter, the data in 10_MINUTE is valid. Time keeping registers can take up to 1 second to update after the BTC switches from backup power supply to main power supply.							
1_MINUTE	BCD of minutes. The 1_MINUTE bits are the BCD representation of the number of minutes on the clock. Valid values are 0 to 9. If invalid data is written to 1_MINUTE, the clock will update with invalid data in 1_MINUTE until the counter rolls over; thereafter, the data in 1_MINUTE is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.								

Figure 10. MINUTES Register

7.6.2.3 CENT_HOURS Register (address = 0x02) [reset = XXXXXXXb]

Description - Clock hours, century, and CENT_EN bit

7	6	5	4	3	2	1	0	BIT(S)	
CENT_EN	CENT	10_H	OUR		1_HOUR				
r/w	r/w	r/	w		r/	w		Read/Write	
Х	Х	Х	X X X X X			Х	Initial		
UC	UC	UC	UC	UC	UC	UC	UC	Cycle	
CENT_EN	Century enable. The CENT_EN bit enables the century timekeeping feature. If CENT_EN is set to 1, then the clock tracks the century using the CENT bit. If CENT_EN is set to 0, the clock ignores the CENT bit. 0 Century disabled								
	1 Cer	ntury enabled							
CENT	Century. The CENT bit tracks the century when century timekeeping is enabled. The clock toggles the CENT bit when the year count rolls from 99 to 00. Because the clock compliments the CENT bit, the user can define the meaning of CENT (1 for current century and 0 for next century, or 0 for current century and 1 for next century).								
10_HOUR	BCD of tens of hours (24-hour format). The 10_HOUR bits are the BCD representation of the number of tens of hours on the clock, in 24-hour format. Valid values are 0 to 2. If invalid data is written to 10_HOUR, the clock will update with invalid data in 10_HOUR until the counter rolls over; thereafter, the data in 10_HOUR is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply.								
1_HOUR	BCD of hours (24-hour format). The 1_HOUR bits are the BCD representation of the number of hours on the clock, in 24- hour format. Valid values are 0 to 9. If invalid data is written to 1_HOUR, the clock will update with invalid data in 1_HOUR until the counter rolls over; thereafter, the data in 1_HOUR is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.								

Figure 11. CENT_HOURS Register

7.6.2.4 DAY Register (address = 0x03) [reset = 00000XXXb]

Description – Clock day

			•		•					
7	6	5	4	3	2	1	0	BIT(S)		
		RSVD			Name					
r/w						r/w		Read/Write		
0	0	0	0	0	Х	Х	Х	Initial		
0	0	0	0	0	UC	UC	UC	Cycle		
RSVD DAY	Reserved. The RSVD bits should always be written as 0. BCD of the day of the week. The DAY bits are the BCD representation of the day of the week. Valid values are 1 to 7 and represent the days from Sunday to Saturday. DAY updates if set to 0 until the counter rolls over; thereafter, the data in DAY is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power									
	1 Supply to III		у.							

Figure 12. DAY Register

- Sunday 1
- 2 Monday
- 3 Tuesday
- 4 Wednesday
- 5 Thursday
- 6 Friday 7
- Saturday

7.6.2.5 DATE Register (address = 0x04) [reset = 00XXXXXXb]

Description - Clock date

7	6	5	4	3	2	1	0	BIT(S)		
RS	RSVD 10_DATE				1_DATE					
r/	r/w r/w				Read/Write					
0	0	Х	Х	Х	Х	Х	Х	Initial		
0	0	UC	UC	UC UC UC UC Cycle						
RSVD	/D Reserved. The RSVD bits should always be written as 0.									
10_DATE	BCD of tens	BCD of tens of date. The 10_DATE bits are the BCD representation of the tens of date on the clock. Valid values are 0 to								

Figure 13. DATE Register

 $3^{(1)}$. If invalid data is written to 10_DATE, the clock will update with invalid data in 10_DATE until the counter rolls over; thereafter, the data in 10_DATE is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

1_DATE BCD of date. The 1_DATE bits are the BCD representation of the date on the clock. Valid values are 0 to 9⁽¹⁾. If invalid data is written to 1_DATE, the clock will update with invalid data in 1_DATE until the counter rolls over; thereafter, the data in 1_DATE is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

(1) 10_DATE and 1_DATE must form a valid date, 01 to 31, dependent on month and year.



7.6.2.6 MONTH Register (address = 0x05) [reset = 000XXXXXb]

Description – Clock month

7	6	5	4	3	2	1	0	BIT(S)	
	RSVD		10_MONTH		Name				
	r/w r/w r/w						Read/Write		
0	0	0	Х	Х	Х	Х	Х	Initial	
0	0	0	UC	UC	DU DU DU DU				

Figure 14. MONTH Register

RSVD Reserved. The RSVD bits should always be written as 0.

10_MONTH BCD of tens of month. The 10_MONTH bits are the BCD representation of the tens of month on the clock. Valid values are 0 to 1⁽¹⁾. If invalid data is written to 10_MONTH, the clock will update with invalid data in 10_MONTH until the counter rolls over; thereafter, the data in 10_MONTH is valid.

1_MONTH BCD of month. The 1_MONTH bits are the BCD representation of the month on the clock. Valid values are 0 to 9⁽¹⁾. If invalid data is written to 1_MONTH, the clock will update with invalid data in 1_MONTH until the counter rolls over; thereafter, the data in 1_MONTH is valid.

(1) 10_MONTH and 1_MONTH must form a valid date, 01 to 12.

7.6.2.7 YEARS Register (address = 0x06) [reset = XXXXXXXb]

Description - Clock year

Figure 15. YEARS Register

7	6	5	4	3	2	1	0	BIT(S)
10_YEAR					Name			
	r/	w		r/w				Read/Write
Х	Х	Х	Х	X X X X				Initial
UC	UC	UC	UC	UC	UC	UC	UC	Cycle

10_YEAR BCD of tens of years. The 10_YEAR bits are the BCD representation of the tens of years on the clock. Valid values are 0 to 9. If invalid data is written to 10_YEAR, the clock will update with invalid data in 10_YEAR until the counter rolls over; thereafter, the data in 10_YEAR is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

1_YEAR BCD of year. The 1_YEAR bits are the BCD representation of the years on the clock. Valid values are 0 to 9. If invalid data is written to 1_YEAR, the clock will update with invalid data in 1_YEAR until the counter rolls over; thereafter, the data in 1_YEAR is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

7.6.2.8 CAL_CFG1 Register (address = 0x07) [reset = 1000000b]

Description - Calibration and control

			•		•				
7	6	5	4	3	2	1	0	BIT(S)	
OUT	FT	S			CAL			Name	
r/w	r/w	r/w	r/w					Read/Write	
1	0	0	0	0	0	0	0	Initial	
UC	UC	UC	UC	UC	UC	UC	UC	Cycle	
OUT	Logic outpu 0 IRC 1 IRC	Logic output, when FT = 0. When FT is zero, the logic output of IRQ pin reflects the value of OUT. 0 IRQ is logic 0 1 IRQ is logic 1							
FT	Frequency t produced or	test. The FT bit in the IRQ pin. T	is used to enab he FTF bit in th	le the frequency e SFR register of	v test signal on t determines the f	he IRQ pin. Wh requency of the	en FT is 1, a so test signal.	uare wave is	
	0 Dis	able							
	1 Ena	able							
S	Calibration slows the R	sign. The S bit o TC. If S is 1, the	letermines the pen the calibration	oolarity of the ca	alibration applied	to the oscillato	r. If S is 0, then	the calibration	
	0 Slo	wing (+)							
	1 Spe	eeding (–)							
CAL	Calibration.	The CAL bits al	ong with S dete	ermine the calib	ation amount as	s shown in Tabl	e 4.		

Figure 16. CAL CFG1 Register

Table 4. Calibration

CAL (DEC)	S = 0	S = 1		
0	+0 ppm	–0 ppm		
1	+2 ppm	–4 ppm		
Ν	+N / 491520 (per minute)	–N / 245760 (per minute)		
30	+61 ppm	–122 ppm		
31	+63 ppm	–126 ppm		

7.6.2.9 TCH2 Register (address = 0x08) [reset = 10010000b]

Description – Trickle charge TCH2 control

Figure 17. TCH2 Register

7	6	5	4	3	2	1	0	BIT(S)
RS	VD	TCH2	RSVD					Name
r/	w	r/w	r/w				Read/Write	
1	0	0	1	0	0	0	0	Initial
UC	0	0	1	UC	UC	UC	UC	Cycle

RSVD TCH2 Reserved. The RSVD bits should always be written as 0.

Trickle charge switch two. The TCH2 bit determines if the internal trickle charge switch is closed or open. All the trickle charge switches must be closed in order for trickle charging to occur. If TCH2 is 0, then the TCH2 switch is open. If TCH2 is 1, then the TCH2 switch is closed.

0 Open

1 Closed



7.6.2.10 CFG2 Register (address = 0x09) [reset = 10101010b]

Description – Configuration 2

7	6	5	4	3	2	1	0	BIT(S)	
RSVD	TCFE	RSVD			TCHE				
r/w	r/w	r/	w		r/	/w		Read/Write	
1	0	1	0	1	0	1	0	Initial	
1	0	UC	UC	1	0	1	0	Cycle	
RSVD	Reserved. The RSVD bits should always be written as 0.								
TCFE	Trickle charge FET bypass. The TCFE bit is used to enable the trickle charge FET. When TCFE is 0, the FET is off. When TCFE is 1, the FET is on.								
	0 Op	0 Open							
	1 Closed								
TCHE	Trickle charge enable. The TCHE bits determine if the trickle charger is active. If TCHE is 0x5, then the trickle charger is active, otherwise, the trickle charger is inactive.								

Figure 18. CFG2 Register

7.6.3 Special Function Registers

7.6.3.1 SF KEY 1 Register (address = 0x20) [reset = 0000000b]

Description – Special function key 1

Figure 19. SF KEY 1 Register

7	6	5	4	3	2	1	0	BIT(S)
SF KEY B1								Name
r/w								Read/Write
0 0 0 0 0 0 0 0							Initial	
0	0	0	0	0	0	0	0	Cycle

SF KEY B1 Special function access key byte 1. Reads as 0x00, and key is 0x5E.

The SF KEY 1 and SF KEY 2 registers are used to enable access to the main special function register (SFR). Access to SFR is granted only after the special function keys are written sequentially to SF KEY 1 and SF KEY 2. Each write to the SFR must be preceded by writing the SF keys to the SF key registers, in order, SF KEY 1 then SF KEY 2.

7.6.3.2 SF KEY 2 Register (address = 0x21) [reset = 0000000b]

Description – Special function key 2

Figure 20. SF KEY 2 Register

7	6	5	4	3	2	1	0	BIT(S)
SF KEY 2								Name
r/w								Read/Write
0	0 0 0 0 0 0 0 0							Initial
0	0	0	0	0	0	0	0	Cycle

SF KEY 2

Special function access key byte 2. Reads as 0x00, and key is 0xC7.

The SF KEY 1 and SF KEY 2 registers are used to enable access to the main special function register (SFR). Access to SFR is granted only after the special function keys are written sequentially to SF KEY 1 and SF KEY 2. Each write to the SFR must be preceded by writing the SF keys to the SF key registers, in order, SF KEY 1 then SF KEY 2.

7.6.3.3 SFR Register (address = 0x22) [reset = 0000000b]

Description - Special function register 1

7	6	5	4	3	2	1	0	BIT(S)
RSVD							FTF	Name
r/w							r/w	Read/Write
0	0	0	0	0	0	0	0	Initial
0	0	0	0	0	0	0	0	Cycle

Figure 21. SFR Register

RSVD FTF Reserved. The RSVD bits should always be written as 0.

Force calibration to 1 Hz. FTF allows the frequency of the calibration output to be changed from 512 Hz to 1 Hz. By default, FTF is cleared, and the RTC outputs a 512-Hz calibration signal. Setting FTF forces the calibration signal to 1 Hz, and the calibration tracks the internal ppm adjustment. Note: The default 512-Hz calibration signal does not include the effect of the ppm adjustment.

0 Normal 512-Hz calibration

1 1-Hz calibration



bq32000 SLUS900E – DECEMBER 2008 – REVISED AUGUST 2015

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The typical application for the bq32000 is to provide precise time and date to a system. The backup power supply provides additional reliability by automatically switching over from the main supply when it drops under the voltage threshold.

8.2 Typical Application

The following design is a common application of the bq32000.





8.2.1 Design Requirements

The design requirement parameters are listed in the following table.

Table 5. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply Voltage	V _{CC}	3.3 V
Backup Supply	V _{BACK}	BR1225
Crystal Oscillator	ХТ	32.768 kHz





I2C Timing Diagram (MSB First) (Red indicates when slave has control of sda)



