

## bq32000 Real-Time Clock (RTC)

### 1 Features

- Automatic Switchover to Backup Supply
- I<sup>2</sup>C Interface Supports Serial Clock up to 400 kHz
- Uses 32.768-kHz Crystal With –63-ppm to +126-ppm Adjustment
- Integrated Oscillator-Fail Detection
- 8-Pin SOIC Package
- –40°C to 85°C Ambient Operating Temperature

### 2 Applications

- General Consumer Electronics

### 3 Description

The bq32000 device is a compatible replacement for industry standard real-time clocks.


The bq32000 features an automatic backup supply with integrated trickle charger. The backup supply can be implemented using a capacitor or non-rechargeable battery. The bq32000 has a programmable calibration adjustment from –63 ppm to +126 ppm. The bq32000 registers include an OF (oscillator fail) flag indicating the status of the RTC oscillator, as well as a STOP bit that allows the host processor to disable the oscillator. The time registers are normally updated once per second, and all the registers are updated at the same time to prevent a timekeeping glitch. The bq32000 includes automatic leap-year compensation.

#### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq32000	SOIC (8)	4.90 mm x 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic



## 5 Pin Configuration and Functions



### Pin Functions


PIN		I/O	DESCRIPTION
NAME	NO.		
<b>POWER AND GROUND</b>			
GND	4	-	Ground
V <sub>BACK</sub>	3	-	Backup device power
V <sub>CC</sub>	8	-	Main device power
<b>SERIAL INTERFACE</b>			
SCL	6	I	I <sup>2</sup> C serial interface clock
SDA	5	I/O	I <sup>2</sup> C serial data
<b>INTERRUPT</b>			
$\overline{\text{IRQ}}$	7	O	Configurable interrupt output. Open-drain output.
<b>OSCILLATOR</b>			
OSCI	1	-	Oscillator input
OSCO	2	-	Oscillator output

## 7 Detailed Description

### 7.1 Overview

The bq32000 is a real-time clock that features an automatic backup supply with an integrated trickle charger.

### 7.2 Functional Block Diagram



NOTE: All pullup resistors should be connected to V<sub>CC</sub> such that no pullup is applied during backup supply operation.

### 7.3 Feature Description


#### 7.3.1 $\overline{\text{IRQ}}$ Function

The  $\overline{\text{IRQ}}$  pin of the bq32000 functions as a general-purpose output or a frequency test output. The function of  $\overline{\text{IRQ}}$  is configurable in the device register space by setting the FT, FTF, and OUT bits. On initial power cycles, the OUT bit is set to one, and the FTF and FT bits are set to zero. On subsequent power-ups, with backup supply present, the OUT bit remains unchanged, and the FTF and FT bits are set to zero. When operating on backup supply, the  $\overline{\text{IRQ}}$  pin function is unused.  $\overline{\text{IRQ}}$  pullup resistor should be tied to V<sub>CC</sub> to prevent  $\overline{\text{IRQ}}$  operation when operating on backup supply. The effect of the calibration logic is not normally observable when  $\overline{\text{IRQ}}$  is configured to output 1 Hz. The calibration logic functions by periodically adjusting the width of the 1-Hz clock. The calibration effect is observable only every eight or sixteen minutes, depending on the sign of the calibration.

### 7.3.3 Trickle Charge

The bq32000 includes a trickle charge circuit to maintain the charge of the backup supply when a super capacitor is used. The trickle charge circuit is implemented as a series of three switches that are independently controlled by setting the TCHE[3:0], TCH2, and TCFE bits in the register space.

TCHE[3:0] must be written as 0x5h and TCH2 as 1 to close the trickle charge switches and enable charging of the backup supply from  $V_{CC}$ . Additionally, TCFE can be set to 1 to bypass the internal diode and boost the charge voltage of the backup supply. All trickle charge switches are opened when the device is initially powered on and each time the device switches from the main supply to the backup supply. The trickle charge circuit is intended for use with super capacitors; however, it can be used with a rechargeable battery under certain conditions. Care must be taken not to overcharge a rechargeable battery when enabling trickle charge. Follow all charging guidelines specific to the rechargeable battery or super capacitor when enabling trickle charge.



**Figure 6. Trickle Charge Switch Functional Diagram**

## 7.4 Device Functional Modes

When the device switches from the main power supply to backup supply, the Time keeping register Registers [0-9] cannot be accessed via the I<sup>2</sup>C. The access to these registers are only when  $V_{CC} > V_{ref}$ .

The Time keeping registers can take up to 1 second to update after the device switches from backup power supply to main power supply.

## 7.5 Programming

### 7.5.1 I<sup>2</sup>C Serial Interface

The I<sup>2</sup>C interface allows control and monitoring of the RTC by a microcontroller. I<sup>2</sup>C is a two-wire serial interface developed by Philips Semiconductor (see I<sup>2</sup>C-Bus Specification, Version 2.1, January 2000).

The bus consists of a data line (SDA) and a clock line (SCL) with off-chip pullup resistors. When the bus is idle, both SDA and SCL lines are pulled high.

A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer.

A slave device receives and/or transmits data on the bus under control of the master device. This device operates only as a slave device.

I<sup>2</sup>C communication is initiated by a master sending a start condition, a high-to-low transition on the SDA I/O while SCL is held high. After the start condition, the device address byte is sent, most-significant bit (MSB) first, including the data direction bit ( $\overline{R/W}$ ). After receiving a valid address byte, this device responds with an acknowledge, a low on the SDA I/O during the high of the acknowledge-related clock pulse. This device responds to the I<sup>2</sup>C slave address 11010000b for write commands and slave address 11010001b for read commands.

This device does not respond to the general call address.


*7b.7 = 0x67*

*7b.6 = 0x68*


**Programming (continued)**

A data byte follows the address acknowledge. If the  $R/\overline{W}$  bit is low, the data is written from the master. If the  $R/\overline{W}$  bit is high, the data from this device are the values read from the register previously selected by a write to the subaddress register. The data byte is followed by an acknowledge sent from this device. Data is output only if complete bytes are received and acknowledged.

A stop condition, which is a low-to-high transition on the SDA I/O while the SCL input is high, is sent by the master to terminate the transfer. A master device must wait at least 60  $\mu$ s after the RTC exits backup mode to generate a START condition.



**Figure 7. I<sup>2</sup>C Read Mode**



**Figure 8. I<sup>2</sup>C Write Mode**

## 7.6 Register Maps

**Table 2. Normal Registers**

REGISTER	ADDRESS (HEX)	REGISTER NAME	DESCRIPTION
0	0x00	SECONDS	Clock seconds and STOP bit
1	0x01	MINUTES	Clock minutes
2	0x02	CENT_HOURS	Clock hours, century, and CENT_EN bit
3	0x03	DAY	Clock day
4	0x04	DATE	Clock date
5	0x05	MONTH	Clock month
6	0x06	YEARS	Clock years
7	0x07	CAL_CFG1	Calibration and configuration
8	0x08	TCH2	Trickle charge enable
9	0x09	CFG2	Configuration 2

**Table 3. Special Function Registers**

REGISTER	ADDRESS (HEX)	REGISTER NAME	DESCRIPTION
32	0x20	SF KEY 1	Special function key 1
33	0x21	SF KEY 2	Special function key 2
34	0x22	SFR	Special function register

### 7.6.1 I<sup>2</sup>C Read After Backup Mode

The time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply. An I<sup>2</sup>C read of the RTC that starts before the update has completed will return the time when the RTC enters backup mode. To ensure that the correct time is read after backup mode, the host should wait longer than 1 second after the main supply is greater than 2.8 V and V<sub>BACK</sub>.

### 7.6.2 Normal Register Descriptions

#### 7.6.2.1 SECONDS Register (address = 0x00) [reset = 0XXXXXXb]

Description – Clock seconds and STOP bit

**Figure 9. SECONDS Register**

7	6	5	4	3	2	1	0	BIT(S)
STOP	10_SECOND			1_SECOND				Name
r/w	r/w			r/w				Read/Write
0	X	X	X	X	X	X	X	Initial
UC	UC	UC	UC	UC	UC	UC	UC	Cycle

**STOP** Oscillator stop. The STOP bit is used to force the oscillator to stop oscillating. STOP is set to 0 on initial application of power, on all subsequent power cycles STOP remains unchanged. On initial power application STOP can be written to 1 and then written to 0 to force start the oscillator.

0 Normal

1 Stop

**10\_SECOND** BCD of tens of seconds. The 10\_SECOND bits are the BCD representation of the number of tens of seconds on the clock. Valid values are 0 to 5. If invalid data is written to 10\_SECOND, the clock will update with invalid data in 10\_SECOND until the counter rolls over; thereafter, the data in 10\_SECOND is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

**1\_SECOND** BCD of seconds. The 1\_SECOND bits are the BCD representation of the number of seconds on the clock. Valid values are 0 to 9. If invalid data is written to 1\_SECOND, the clock will update with invalid data in 1\_SECOND until the counter rolls over; thereafter, the data in 1\_SECOND is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

### 7.6.2.2 MINUTES Register (address = 0x01) [reset = 1XXXXXXb]

Description – Clock minutes

**Figure 10. MINUTES Register**

7	6	5	4	3	2	1	0	BIT(S)
OF	10_MINUTE			1_MINUTE				Name
r/w	r/w			r/w				Read/Write
1	X	X	X	X	X	X	X	Initial
0	UC	UC	UC	UC	UC	UC	UC	Cycle

- OF** Oscillator fail flag. The OF bit is a latched flag indicating when the 32.768-kHz oscillator has dropped at least four consecutive pulses. The OF flag is always set on initial power-up, and it can be cleared through the serial interface. When OF is 0, no oscillator failure has been detected. When OF is 1, the oscillator fail detect circuit has detected at least four consecutive dropped pulses.
- 0 No failure detected  
1 Failure detected
- 10\_MINUTE** BCD of tens of minutes. The 10\_MINUTE bits are the BCD representation of the number of tens of minutes on the clock. Valid values are 0 to 5. If invalid data is written to 10\_MINUTE, the clock will update with invalid data in 10\_MINUTE until the counter rolls over; thereafter, the data in 10\_MINUTE is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.
- 1\_MINUTE** BCD of minutes. The 1\_MINUTE bits are the BCD representation of the number of minutes on the clock. Valid values are 0 to 9. If invalid data is written to 1\_MINUTE, the clock will update with invalid data in 1\_MINUTE until the counter rolls over; thereafter, the data in 1\_MINUTE is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

### 7.6.2.3 CENT\_HOURS Register (address = 0x02) [reset = XXXXXXXXb]

Description – Clock hours, century, and CENT\_EN bit

**Figure 11. CENT\_HOURS Register**

7	6	5	4	3	2	1	0	BIT(S)
CENT_EN	CENT	10_HOUR		1_HOUR				Name
r/w	r/w	r/w		r/w				Read/Write
X	X	X	X	X	X	X	X	Initial
UC	UC	UC	UC	UC	UC	UC	UC	Cycle

- CENT\_EN** Century enable. The CENT\_EN bit enables the century timekeeping feature. If CENT\_EN is set to 1, then the clock tracks the century using the CENT bit. If CENT\_EN is set to 0, the clock ignores the CENT bit.
- 0 Century disabled  
1 Century enabled
- CENT** Century. The CENT bit tracks the century when century timekeeping is enabled. The clock toggles the CENT bit when the year count rolls from 99 to 00. Because the clock complements the CENT bit, the user can define the meaning of CENT (1 for current century and 0 for next century, or 0 for current century and 1 for next century).
- 10\_HOUR** BCD of tens of hours (24-hour format). The 10\_HOUR bits are the BCD representation of the number of tens of hours on the clock, in 24-hour format. Valid values are 0 to 2. If invalid data is written to 10\_HOUR, the clock will update with invalid data in 10\_HOUR until the counter rolls over; thereafter, the data in 10\_HOUR is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.
- 1\_HOUR** BCD of hours (24-hour format). The 1\_HOUR bits are the BCD representation of the number of hours on the clock, in 24-hour format. Valid values are 0 to 9. If invalid data is written to 1\_HOUR, the clock will update with invalid data in 1\_HOUR until the counter rolls over; thereafter, the data in 1\_HOUR is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

**7.6.2.4 DAY Register (address = 0x03) [reset = 00000XXXb]**

Description – Clock day

**Figure 12. DAY Register**

7	6	5	4	3	2	1	0	BIT(S)
RSVD				DAY				Name
r/w				r/w				Read/Write
0	0	0	0	0	X	X	X	Initial
0	0	0	0	0	UC	UC	UC	Cycle

RSVD Reserved. The RSVD bits should always be written as 0.

DAY BCD of the day of the week. The DAY bits are the BCD representation of the day of the week. Valid values are 1 to 7 and represent the days from Sunday to Saturday. DAY updates if set to 0 until the counter rolls over; thereafter, the data in DAY is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

- 1 Sunday
- 2 Monday
- 3 Tuesday
- 4 Wednesday
- 5 Thursday
- 6 Friday
- 7 Saturday

**7.6.2.5 DATE Register (address = 0x04) [reset = 00XXXXXXb]**

Description – Clock date

**Figure 13. DATE Register**

7	6	5	4	3	2	1	0	BIT(S)
RSVD		10_DATE		1_DATE				Name
r/w		r/w		r/w				Read/Write
0	0	X	X	X	X	X	X	Initial
0	0	UC	UC	UC	UC	UC	UC	Cycle

RSVD Reserved. The RSVD bits should always be written as 0.

10\_DATE BCD of tens of date. The 10\_DATE bits are the BCD representation of the tens of date on the clock. Valid values are 0 to 3<sup>(1)</sup>. If invalid data is written to 10\_DATE, the clock will update with invalid data in 10\_DATE until the counter rolls over; thereafter, the data in 10\_DATE is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

1\_DATE BCD of date. The 1\_DATE bits are the BCD representation of the date on the clock. Valid values are 0 to 9<sup>(1)</sup>. If invalid data is written to 1\_DATE, the clock will update with invalid data in 1\_DATE until the counter rolls over; thereafter, the data in 1\_DATE is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

(1) 10\_DATE and 1\_DATE must form a valid date, 01 to 31, dependent on month and year.



**7.6.2.6 MONTH Register (address = 0x05) [reset = 000XXXXb]**

Description – Clock month

**Figure 14. MONTH Register**

7	6	5	4	3	2	1	0	BIT(S)
RSVD			10_MONTH	1_MONTH				Name
r/w			r/w	r/w				Read/Write
0	0	0	X	X	X	X	X	Initial
0	0	0	UC	UC	UC	UC	UC	Cycle

RSVD Reserved. The RSVD bits should always be written as 0.

10\_MONTH BCD of tens of month. The 10\_MONTH bits are the BCD representation of the tens of month on the clock. Valid values are 0 to 1<sup>(1)</sup>. If invalid data is written to 10\_MONTH, the clock will update with invalid data in 10\_MONTH until the counter rolls over; thereafter, the data in 10\_MONTH is valid.

1\_MONTH BCD of month. The 1\_MONTH bits are the BCD representation of the month on the clock. Valid values are 0 to 9<sup>(1)</sup>. If invalid data is written to 1\_MONTH, the clock will update with invalid data in 1\_MONTH until the counter rolls over; thereafter, the data in 1\_MONTH is valid.

(1) 10\_MONTH and 1\_MONTH must form a valid date, 01 to 12.

**7.6.2.7 YEARS Register (address = 0x06) [reset = XXXXXXXb]**

Description – Clock year

**Figure 15. YEARS Register**

7	6	5	4	3	2	1	0	BIT(S)
10_YEAR				1_YEAR				Name
r/w				r/w				Read/Write
X	X	X	X	X	X	X	X	Initial
UC	UC	UC	UC	UC	UC	UC	UC	Cycle

10\_YEAR BCD of tens of years. The 10\_YEAR bits are the BCD representation of the tens of years on the clock. Valid values are 0 to 9. If invalid data is written to 10\_YEAR, the clock will update with invalid data in 10\_YEAR until the counter rolls over; thereafter, the data in 10\_YEAR is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

1\_YEAR BCD of year. The 1\_YEAR bits are the BCD representation of the years on the clock. Valid values are 0 to 9. If invalid data is written to 1\_YEAR, the clock will update with invalid data in 1\_YEAR until the counter rolls over; thereafter, the data in 1\_YEAR is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

**7.6.2.8 CAL\_CFG1 Register (address = 0x07) [reset = 1000000b]**

Description – Calibration and control

**Figure 16. CAL\_CFG1 Register**

7	6	5	4	3	2	1	0	BIT(S)	
OUT	FT	S	CAL						Name
r/w	r/w	r/w	r/w						Read/Write
1	0	0	0	0	0	0	0	Initial	
UC	UC	UC	UC	UC	UC	UC	UC	Cycle	

OUT	Logic output, when FT = 0. When FT is zero, the logic output of $\overline{\text{IRQ}}$ pin reflects the value of OUT. 0 $\overline{\text{IRQ}}$ is logic 0 1 $\overline{\text{IRQ}}$ is logic 1
FT	Frequency test. The FT bit is used to enable the frequency test signal on the $\overline{\text{IRQ}}$ pin. When FT is 1, a square wave is produced on the $\overline{\text{IRQ}}$ pin. The FTF bit in the SFR register determines the frequency of the test signal. 0 Disable 1 Enable
S	Calibration sign. The S bit determines the polarity of the calibration applied to the oscillator. If S is 0, then the calibration slows the RTC. If S is 1, then the calibration speeds the RTC. 0 Slowing (+) 1 Speeding (–)
CAL	Calibration. The CAL bits along with S determine the calibration amount as shown in <a href="#">Table 4</a> .

**Table 4. Calibration**

CAL (DEC)	S = 0	S = 1
0	+0 ppm	–0 ppm
1	+2 ppm	–4 ppm
N	+N / 491520 (per minute)	–N / 245760 (per minute)
30	+61 ppm	–122 ppm
31	+63 ppm	–126 ppm

**7.6.2.9 TCH2 Register (address = 0x08) [reset = 10010000b]**

Description – Trickle charge TCH2 control

**Figure 17. TCH2 Register**

7	6	5	4	3	2	1	0	BIT(S)	
RSVD		TCH2	RSVD						Name
r/w		r/w	r/w						Read/Write
1	0	0	1	0	0	0	0	Initial	
UC	0	0	1	UC	UC	UC	UC	Cycle	

RSVD	Reserved. The RSVD bits should always be written as 0.
TCH2	Trickle charge switch two. The TCH2 bit determines if the internal trickle charge switch is closed or open. All the trickle charge switches must be closed in order for trickle charging to occur. If TCH2 is 0, then the TCH2 switch is open. If TCH2 is 1, then the TCH2 switch is closed. 0 Open 1 Closed

### 7.6.2.10 CFG2 Register (address = 0x09) [reset = 10101010b]

Description – Configuration 2

**Figure 18. CFG2 Register**

7	6	5	4	3	2	1	0	BIT(S)
RSVD	TCFE	RSVD		TCHE				Name
r/w	r/w	r/w		r/w				Read/Write
1	0	1	0	1	0	1	0	Initial
1	0	UC	UC	1	0	1	0	Cycle

RSVD Reserved. The RSVD bits should always be written as 0.

TCFE Trickle charge FET bypass. The TCFE bit is used to enable the trickle charge FET. When TCFE is 0, the FET is off. When TCFE is 1, the FET is on.

0 Open

1 Closed

TCHE Trickle charge enable. The TCHE bits determine if the trickle charger is active. If TCHE is 0x5, then the trickle charger is active, otherwise, the trickle charger is inactive.

### 7.6.3 Special Function Registers

#### 7.6.3.1 SF KEY 1 Register (address = 0x20) [reset = 00000000b]

Description – Special function key 1

**Figure 19. SF KEY 1 Register**

7	6	5	4	3	2	1	0	BIT(S)
SF KEY B1								Name
r/w								Read/Write
0	0	0	0	0	0	0	0	Initial
0	0	0	0	0	0	0	0	Cycle

SF KEY B1 Special function access key byte 1. Reads as 0x00, and key is 0x5E.

The SF KEY 1 and SF KEY 2 registers are used to enable access to the main special function register (SFR). Access to SFR is granted only after the special function keys are written sequentially to SF KEY 1 and SF KEY 2. Each write to the SFR must be preceded by writing the SF keys to the SF key registers, in order, SF KEY 1 then SF KEY 2.

#### 7.6.3.2 SF KEY 2 Register (address = 0x21) [reset = 00000000b]

Description – Special function key 2

**Figure 20. SF KEY 2 Register**

7	6	5	4	3	2	1	0	BIT(S)
SF KEY 2								Name
r/w								Read/Write
0	0	0	0	0	0	0	0	Initial
0	0	0	0	0	0	0	0	Cycle

SF KEY 2 Special function access key byte 2. Reads as 0x00, and key is 0xC7.

The SF KEY 1 and SF KEY 2 registers are used to enable access to the main special function register (SFR). Access to SFR is granted only after the special function keys are written sequentially to SF KEY 1 and SF KEY 2. Each write to the SFR must be preceded by writing the SF keys to the SF key registers, in order, SF KEY 1 then SF KEY 2.

**7.6.3.3 SFR Register (address = 0x22) [reset = 0000000b]**

Description – Special function register 1

**Figure 21. SFR Register**

7	6	5	4	3	2	1	0	BIT(S)
RSVD							FTF	Name
r/w							r/w	Read/Write
0	0	0	0	0	0	0	0	Initial
0	0	0	0	0	0	0	0	Cycle

RSVD Reserved. The RSVD bits should always be written as 0.

FTF Force calibration to 1 Hz. FTF allows the frequency of the calibration output to be changed from 512 Hz to 1 Hz. By default, FTF is cleared, and the RTC outputs a 512-Hz calibration signal. Setting FTF forces the calibration signal to 1 Hz, and the calibration tracks the internal ppm adjustment. Note: The default 512-Hz calibration signal does not include the effect of the ppm adjustment.

0 Normal 512-Hz calibration

1 1-Hz calibration

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The typical application for the bq32000 is to provide precise time and date to a system. The backup power supply provides additional reliability by automatically switching over from the main supply when it drops under the voltage threshold.

### 8.2 Typical Application

The following design is a common application of the bq32000.




Figure 22. Typical Application Schematic

#### 8.2.1 Design Requirements

The design requirement parameters are listed in the following table.

Table 5. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
Supply Voltage	V <sub>CC</sub>	3.3 V
Backup Supply	V <sub>BACK</sub>	BR1225
Crystal Oscillator	XT	32.768 kHz

